

## CLAIMS

Having thus described our invention in detail, what we claim as new and desire to secure by the Letters Patent is:

1. A method of forming a metal silicate layer in a semiconductor structure comprising the steps of:
  - (a) forming a metal oxide layer on a silicon-containing material; and
  - (b) heating said metal oxide layer in the presence of an oxidizing agent under conditions so as to convert the metal oxide layer into a metal silicate layer while simultaneously oxidizing a portion of the silicon-containing material underlying the metal silicate layer.
2. The method of Claim 1, wherein said metal oxide comprises oxygen and at least one metal selected from the group consisting of La, Hf, Y, Sc, Sr, Ba, Ti, Ta, W, Cr, Ca, Mg, Be, Pr, Nd and mixtures and alloys thereof.
3. The method of Claim 2, wherein the at least one metal is La, Hf or Y.
4. The method of Claim 1, wherein said metal oxide is  $\text{La}_2\text{O}_3$ .
5. The method of Claim 1, wherein an elemental metal layer is formed in place of the metal oxide layer

3 and step (b) converts said metal layer to a metal  
4 oxide layer and then to a metal silicate.

1 6. The method of Claim 1, wherein said silicon-  
2 containing material is a Si-containing semiconductor  
3 substrate, a silicon-on-insulator, sapphire,  $\text{SiO}_2$ ,  
4 SiGe, Si oxynitride or any combination thereof.

1 7. The method of Claim 1, wherein said silicon-  
2 containing material comprises a Si-containing  
3 semiconductor substrate having an exposed  $\text{SiO}_2$   
4 surface layer.

1 8. The method of Claim 7, wherein said exposed  $\text{SiO}_2$   
2 surface layer is removed prior to conducting step  
3 (a).

1 9. The method of Claim 1, wherein said silicon-  
2 contained material is a layered material.

1 10. The method of Claim 1, wherein said metal oxide  
2 layer is formed by a deposition process selected  
3 from the group consisting of chemical vapor  
4 deposition, plasma-vapor deposition, sputtering,  
5 evaporation, reactive deposition and other like  
6 deposition processes.

1 11. The method of Claim 1, wherein said metal oxide  
2 layer has a thickness of from about 1 to about  
3 50 Å.

2025 RELEASE UNDER E.O. 14176

- 1 12. The method of Claim 1, wherein step (b) is conducted  
2 at a temperature of less than about 950°C for a time  
3 period of at least about 10 seconds.
- 1 13. The method of Claim 12, wherein step (b) is  
2 conducted at a temperature of from about 750° to  
3 about 900°C for a time period of from about 60 to  
4 about 180 seconds.
- 1 14. The method of Claim 1, wherein said oxidizing agent  
2 comprises O<sub>2</sub>, N<sub>2</sub>O or NO.
- 1 15. The method of Claim 1 further comprising annealing  
2 the metal silicate layer formed in step (b).
- 1 16. The method of Claim 15, wherein said annealing is  
2 carried out using a forming gas anneal.
- 1 17. The method of Claim 16, wherein said forming gas  
2 anneal is carried out at a temperature of less than  
3 about 700°C for a time period of greater than 1  
4 second.
- 1 18. The method of Claim 17, wherein said forming gas  
2 anneal is carried out at a temperature of from about  
3 350°C to about 650°C for a time period of from about  
4 10 seconds to about 1 hour.
- 1 19. The method of Claim 1 further comprising forming an  
2 electrically conductive contact on the surface of  
3 said metal silicate.

1 20. The method of Claim 19, wherein said electrically  
2 conductive contact is polysilicon, W, Al or Pt.

SUB  
C32  
1 21. A semiconductor structure comprising at least a  
3 metal silicate that is formed on a silicon oxide  
4 layer, said silicon oxide layer being formed on a  
Si-containing semiconductor substrate.

1 22. The semiconductor structure of Claim 21, wherein  
2 said metal silicate comprises at least a metal  
3 selected from the group consisting of La, Hf, Y, Sc,  
4 Sr, Ba, Ti, Ta, W, Cr, Ca, Mg, Be, Pr, Nd and  
5 mixtures and alloys thereof.

1 23. The semiconductor structure of Claim 22, wherein  
2 said metal is La, Hf or Y.

1 24. The semiconductor structure of Claim 21, wherein  
2 said metal silicate is a La silicate.

1 25. The semiconductor structure of Claim 21, wherein  
2 said silicon oxide layer has a thickness of from  
3 about 5 to about 10 Å.

1 26. The semiconductor structure of Claim 21, wherein  
2 said metal silicate has a thickness of from about  
3 20 to about 50 Å.

1 27. The semiconductor structure of Claim 21, wherein  
2 said structure has a leakage current below  $1 \times 10^{-4}$   
3 amps/cm<sup>2</sup> at -1 volts and a capacitance density of  
4 greater than  $5 \times 10^{-6}$  F/cm<sup>2</sup>.

SUB  
C4-2

SECRET

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
  
1  
2  
3  
4  
5  
  
1  
2  
  
1  
2  
  
1  
2  
3  
4  
  
1  
2  
3

28. A field effect transistor comprising:
- a Si-containing semiconductor substrate;
- spaced apart source/drain regions in said substrate defining a channel region therein;
- a dielectric layer above said channel region, said dielectric layer including a first layer of a metal silicate; and
- a gate electrode formed over said dielectric layer.
29. The field effect transistor of Claim 28, wherein said metal silicate comprises at least a metal selected from the group consisting of La, Hf, Y, Sc, Sr, Ba, Ti, Ta, W, Cr, Ca, Mg, Be, Pr, Nd and mixtures and alloys thereof.
30. The field effect transistor of Claim 29, wherein said metal is La, Hf or Y.
31. The field effect transistor of Claim 28, wherein said silicate is La silicate.
32. The field effect transistor of Claim 28, wherein said dielectric layer includes a layer of SiO<sub>2</sub> between said substrate and said layer of metal silicate.
33. The field effect transistor of Claim 28, wherein said gate electrode comprises polysilicon, W, Al or Pt.

1 34. A capacitor comprising at least the metal silicate  
2 obtained by Claim 1 sandwiched between the same  
3 or different electrode materials.

3

Sapal

[illegible]